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Abstract
Graph theoretic techniques are used in variety of important computational problems in the areas of computational
physics, mechanics, and fluid flow. We present a new, parallel algorithm for detecting cycles in partitioned,
directed graphs that is both scalable in the graph and machine size, and performs well in practice. As an example,
on a p = 64 processor cluster, we have solved an extremely large and difficult input problem with n = 228 vertices
in less than five minutes. Our parallel algorithm usesa new
 graph
 representation, called Packed-Intervals, has a
n
theoretical running time for this input of τ log p + O p σ + O np for n  p4 , and achieves good speedup for
any n  p in practice. Our study includes both an efficient parallel algorithm and an experimental study.
Please see http://www.eece.unm.edu/˜dbader for additional information.
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1 Introduction
Graph theoretic techniques are used in variety of important computational problems in the areas of computational
physics, mechanics, and fluid flow. Efficient sequential algorithms for many of these graph-based techniques
are well-known, for instance, searching, decomposing, and finding network flows. However, when either very
large graphs require the memory space of parallel computers or faster solutions aim more processing power at
the problem, efficient implementations of some of these same techniques for high-performance computers at
this point are not known. One graph problem of significant interest is detecting cycles in directed graphs. This
problem arises in the numerical stability of large-scale calculations that use finite-element meshes. Up to now, no
efficient parallel implementations were known. In this paper, we present a new, parallel algorithm for detecting
cycles in partitioned, directed graphs that is both scalable in the graph and machine size, and performs well in
practice. Our study includes both an efficient parallel algorithm and an experimental study.
In a directed, planar graph (for example, a finite-element grid), with each arc directed from a source to
destination vertex, detecting cycles takes linear sequential time in the size of the graph. On a parallel machine,
we will assume that a tool such as MeTiS [9] has partitioned the input graph a priori to the processors in a manner
that maximizes the locality of each processor’s subgraph.
Our novel approach contains three phases. During the first phase, each node’s subgraph is locally examined
for cycles. Arcs spanning node boundaries are discovered in the second phase. Finally, in the third phase, pairwise
merging between subgraphs reduces the problem to a single processing node, all-the-while examining the graph
for cycles and aggressively pruning vertices and incident arcs that do not contribute to cycles. The merging
phase may be prohibitively expensive using a standard graph representation (herein referred to as the “Express”
approach) that reduces each subgraph to boundary vertices, subgraph-arcs directly connecting the boundaries,
and arcs spanning node boundaries. We have discovered a novel approach that uses what we call the compact
“Packed-Intervals” graph representation. Instead of recording each subgraph-arc, our algorithm records only the
endpoint labels for each interval of reachable boundary vertices. Our parallel implementation using the PackedIntervals graph representation now outperforms the sequential approach with nearly linear speedupinthe number
 
of processors and problem size (for example, see Figure 4) and has a complexity cost of τ log p + O np σ + O np
for instances of large meshes typically seen in practice. Our parallel implementation proves the capability of
solving extremely large inputs that, to our knowledge, have never been attempted before. For instance, on a 64processor cluster, our implementation solves an input graph with 16M (M  220 ) vertices in 12:2 seconds, with
64M vertices in 48:0 seconds, and with 256M vertices in 288 seconds. Thus, our new algorithm solves problem
instances once thought impossible and scales almost linearly with problem size on a large cluster.
The main contributions of this paper are





an efficient parallel algorithm for detecting cycles in well-partitioned planar graphs,
a new graph representation for well-partitioned planar graphs, and
an experimental parallel algorithmic framework for performance-engineering of graph theoretic problems.

The organization of our paper is as follows. Section 2 describes our realistic model for parallel computation.
Both sequential and parallel cycle detection algorithms are presented in Section 3. Section 4 contains the theoretical and practical analyses for these algorithms. Finally, Section 5 discusses our results and future directions.

2 The Parallel Computation Model
We use a simple model to analyze the performance of our parallel algorithms. Our model is based on the fact that
current hardware platforms can be viewed as a collection of powerful processors connected by a communication
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network that can be modeled as a complete graph on which communication is subject to the restrictions imposed
by the latency and the bandwidth properties of the network. We view a parallel algorithm as a sequence of local
computations interleaved with communication steps, where we allow computation and communication to overlap.
We account for communication costs as follows.
Assuming no congestion, the transfer of a block consisting of m contiguous words between two processors
takes (τ + σm) time, where τ is the latency of the network and σ is the time per word at which a processor can
inject or receive data from the network. Note that the bandwidth per processor is inversely proportional to σ.
We assume that the bisection bandwidth is sufficiently high to support block permutation routing amongst the
p processors at the rate of σ1 . In particular, for any subset of q processors, a block permutation amongst the q
processors takes (τ + σm) time, where m is the size of the largest block. Such cost (which is an overestimate) can
be justified by using our earlier work [2, 8].
Using this cost model, we can evaluate the communication time Tcomm (n; p) of an algorithm as a function of
the input size n, the number of processors p, and the parameters τ and σ. The coefficient of τ gives the total
number of times collective communication primitives are used, and the coefficient of σ gives the maximum total
amount of data exchanged between a processor and the remaining processors.
This communication model is close to a number of similar models (e.g. [5, 13, 1]) that have recently appeared in the literature and seems to be well-suited for designing parallel algorithms on current high performance
platforms.
We define the computation time Tcomp (n; p) as the maximum time it takes a processor to perform all the
local computation steps. In general, the overall performance Tcomp (n; p) + Tcomm (n; p) involves a tradeoff
 between

T
such
Tcomm (n; p) and Tcomp (n; p) . Our aim is to develop parallel algorithms that achieve Tcomp (n; p) = O seq
p
that Tcomm (n; p) is minimum, where Tseq is the complexity of the best sequential algorithm. Such optimization has
worked very well for the problems we have looked at, but other optimization criteria are possible. The important
point to notice is that, in addition to scalability, our optimization criterion requires that the parallel algorithm be
an efficient sequential algorithm (i.e., the total number of operations of the parallel algorithm is of the same order
as Tseq ).

3 Cycle Detection
Given a directed graph (or digraph) G = (V; E ), the cycle detection algorithm determines whether a simple cycle
can be found in this graph. An arc e = (vi ; vt ) 2 E is a directed edge that connects the initial vertex vi at the tail
to the terminal vertex vt at the head (vi ; vt 2 V ). A directed path (or dipath) in G is an ordered set of vertices
fv0; v1 ; v2 ; : : : ; vl 1 g such that 8i 2 [0; l 2], (vi ; vi+1 ) 2 E. A simple dipath does not re-visit any of the vertices. A
simple cycle is a dipath with an additional arc (vl 1 ; v0 ) 2 E that returns to the starting vertex v0 . Let the number
of vertices n = jV j and the number of arcs m = jE j.
On a sequential machine, cycles can be detected in an arbitrary digraph by applying a well-known search
technique as follows. An arbitrary vertex is selected and used as the starting point for a depth-first search. If
no cycles are detected, but unvisited vertices still exist in the graph, the process is repeated from any one of
the unvisited vertices. This search technique traverses the entire graph in O(n + m) time, classifying edges as
tree, forward, cross, and back, whereby a tree edge is the first discovered edge leaving a vertex, a forward edge
connects a vertex to an already discovered descendent vertex, a cross edge connects siblings in a tree or two trees
together, and a back edge connects a vertex to its ancestor. A digraph is acyclic if and only if no back edges are
discovered. [4]
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3.1 Parallel Algorithm
On a parallel machine, we will assume the input graph has been partitioned a priori and evenly to the processors.
The partition function f maps each vertex v 2 V to a processor pz , for some (0  z  p 1), namely f (v) = pz ,
and minimizes the number of arcs spanning across processor boundaries. Thus, the partition also maximizes the
locality of each processor’s subgraph. For example, MeTiS [9] is a software package that uses multi-level graph
techniques to quickly partition an unstructured graph consistent with this criteria.
One simple method for parallelizing this detection algorithm could use the depth-first search technique as
before, except when a terminal vertex of an arc in the search path is assigned to a different processor, the appropriate inter-processor messages are sent to continue the search on the new processor. However, this would
perform very poorly for two reasons. First, in the worst case, a search path could traverse processor boundaries
on every step of the path, generating O(n) messages in sequential succession. Second, as the search progresses,
only one processor at a time is busy working, while the others sit idle. Thus, there would be no parallel speedup.
In fact, no efficient parallel implementations are known at this point for depth-first graph traversal methods [7].

3.2 A Possible Approach
Our novel approach attempts to minimize the communication while improving the load balancing by keeping as
many processors as possible busy with useful work. There are three major phases in the algorithm. During the
first phase, each processor examines its local subgraph and detects local cycles. The second phase constructs a
reduced graph by aggressively collapsing and pruning the input graph. And the third stage merges this distributed
graph until a cycle is detected or no cycles are found. Without loss of generality, we will assume that the indegree
and outdegree of each vertex is bounded by a small constant (say, 6).
We present two new parallel algorithms that are similar, but use different graph representations for the second
and third phases. Our first approach in Section 3.3 uses a graph representation that we call the Express approach. We describe the Express algorithm first because of its straightforward design, but note that this approach
lacks parallel speedup. In Section 3.4, we present a major improvement using a novel graph representation that
we call the Packed-Intervals approach. The Packed-Intervals algorithm uses a novel graph representation that
significantly improves the algorithmic cost and scales efficiently with machine and problem size.
Next we define several terms that will be used and further explained in our algorithm.
Definitions
As mentioned earlier, the input digraph is spread amongst the processors using a partition of the vertices. Let f (v)
be the function that maps each vertex v 2 V to a processor, and let Vz be the set of vertices mapped to processor pz .
Each arc (vi ; vt ) 2 E is assigned to the processor that holds its initial vertex, f (vi ), and let Ez be the set of all arcs
incident from vertices assigned to processor pz . In this manner, two types of arcs can be identified. A local-arc
has both the initial and terminal vertices assigned to the same processor ( f (vi )  f (vt )), while a trans-arc spans
across two different processors, ( f (vi ) 6= f (vt )). An initial trans-arc w.r.t. processor pz has f (vi )  pz , and a
terminal trans-arc w.r.t. processor pz has f (vt )  pz . Note that the input vertices are distributed evenly across
the processors, and only information about the local vertices, and arcs incident from these vertices (including the
processor id of each initial trans-arc’s terminal vertex), are held on each processor.
The second phase of this algorithm builds a new digraph, called an express graph. Each processor pz will
create two types of vertices, an entrance vertex (one for each terminal trans-arc) and an exit vertex (one for each
initial trans-arc), w.r.t. processor pz . There will also be two types of arcs in the express graph, trans-arcs from the
original digraph, and express arcs with initial and terminal vertices corresponding to entrance and exit vertices,
respectively. The Express algorithm in Section 3.3 uses a graph representation that explicitly contains these
express arcs, while the Packed-Interval approach in Section 3.4 uses a new graph representation that implicitly
holds this information in a compact data structure.
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We are now ready to describe the three major phases of the parallel cycle detection algorithms.




Phase (1): (Discovery) Because of the distributed graph layout, each processor needs to find the set of transarcs that have a terminal vertex assigned to it. During this discovery process, the algorithm aggressively
prunes local-arcs and vertices that are determined to be acyclic. If a cycle is found embedded in the
subgraph induced by the set of local-arcs, the algorithm halts.
Phase (2): (Express) The express graph is constructed in parallel. For each initial (terminal) vertex of each
trans-arc, an exit (entrance) vertex is created in the express graph and assigned to the same processor. Each
trans-arc from the original graph is transferred to the corresponding exit and entrance vertices of the express
graph. For each entrance vertex, an express arc is added to the graph (using the appropriate representation,
as we will discuss in the following sections), whenever a dipath exists between the corresponding vertices
in the original local subgraph.
Notice that each express subgraph induced by a processor’s express arcs is a directed bipartite graph, with
each arc directed from the initial set of entrance vertices to the terminal set of exit vertices.



1
2
3
4
5
6
7

Phase (3): (Merge) The goal of this merging step is to iteratively combine pairs of express subgraphs
until only a single graph remains on one processor. During the merging of these subgraphs, vertices and
arcs that do not contribute to cycles are aggressively pruned, and the merged subgraphs are tested for the
presence of cycles. The optimal merging scheme would pair together express subgraphs that contain the
most connectedness between them (that is, the greatest number of trans-arcs incident to both subgraphs).
We could examine all remaining express subgraphs, count the number of trans-arcs spanning between each
pair, and thenfind the maximum weight perfect matching of these graphs. For κ express graphs, the running
that obey the triangle-inequality) that
time is O κ3 [10, 11]. Greedy approaches (on the subset of graphs

repeatedly match the two best unmatched points have O κ2 log κ running time, and are not guaranteed
to perform well [12]. While this matching can be implemented in polynomial time, our solution uses a
simple heuristic that pairs express subgraphs by proximity to each other, with the partitioning assumption
that most trans-arcs span neighboring express subgraphs. We expect this to perform well in practice and
simply the task of tracking vertex-to-processor assignments during the merge phase.

merge(Gz )
for h
0 to log p 1 do
if last(z , h)  0 then
if test(z , h)  0 then
Recv(Gset(z;h) ) from processor pset(z;h) ;
Gz
MergeGraph( Gz ; Gset(z;h) ; h ) ;
else
Send(Gz ) to processor pclear(z;h) ;

Algorithm 1: Merge phase algorithm for processor pz . Note that the MergeGraph routine calls the appropriate subgraph merging procedure for either Express or Packed-Interval graphs.
Algorithm (1) performs the iterative merging of the p express subgraphs. In this algorithm, we use four
bit-oriented functions: last(α, b) which returns the b least-significant bits of α, test(α, b) which returns
the bth least-significant bit of α, set(α, b) which returns α with the bth least-significant bit of α set to 1,
and clear(α, b) which returns α with the bth least-significant bit of α cleared to 0.

3.3 Express Graph Representation
The Express algorithm uses a straightforward data structure for representing the express graph in the second and
third phases. This data structure explicitly holds the initial and terminal vertices, express arcs, and trans-arcs.
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discovery(Gz )
Qz
0/ ;
foreach local vertex v 2 Vz do
color[v]
white ;
foreach local vertex v 2 Vz do
if color[v]  white then visit(v) ;
sort Qz with the terminal vertex’s processor number as the sorting key ;
communicate: exchange arc information with any processor having trans-arcs incident from or to pz ;
visit(v)
Rv
0/ ;
color[v]
red ;
foreach local-arc incident from v to w do
switch color[w] do
case white
Rw
visit(w) ;
Rv
Rv [ Rw ;
case black
Rv
Rv [ Rw ;
case red
HALT: A cycle has been detected ;
foreach trans-arc incident from v to w do
Qv
Qv [ (v; w) ;
Rv
Rv [fvg ;

if Rv  0/ then
color[v]
else
color[v]
return Rv

green ;
black ;

Algorithm 2: Discovery phase algorithm for Express graphs run independently on each processor pz .
Algorithm (2) performs the discovery phase on each processor pz , (0  z  p 1), and exchanges trans-arc
information with each processor that shares an incoming or outgoing trans-arc. Prior to the depth-first search,
local vertices are initially colored white. The first time a vertex v 2 Vz is visited, its color is updated to red.
After visiting all of vertex v’s children, if a trans-arc is incident from v or any of its children, v is colored green,
otherwise v is colored black.
During the second phase, the express graph (ExG) is constructed in parallel. For each initial (terminal) vertex
of each trans-arc, an exit (entrance) vertex is created in the express graph and assigned to the same processor. Each
trans-arc from the original graph is transferred to the corresponding exit and entrance vertices of the express graph.
For each entrance vertex, an express arc is explicitly added to each local exit vertex, whenever a dipath exists
between the corresponding vertices in the original local subgraph. This reachability information is contained in
the set Rv for each black-colored vertex v 2 V , collected during the discovery phase. All green-colored vertices
and incident arcs can effectively be removed at this time, since each dipath starting from a green vertex has been
explored and determined to be acyclic in the discovery phase. Each exit vertex in the express graph will also hold
a list of its predecessor entrance vertices. This predecessor list will be used in the merging phase.
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ExG1
vi

vt
ExG2

Before merge
After merge (ExG0)
Figure 1: On the left, we show two express subgraphs, ExG1 and ExG2, before the merge phase. Note that we
have selected one trans-arc in particular that connects exit vertex vi from ExG0 to entrance vertex vt in ExG1, but
other trans-arcs may exist. On the right, we show the merged express graph, ExG0. The shaded (white) vertices
are entrance (exit) vertices.
The heart of the merge routine in the third phase, described in Algorithm (3), reduces two express subgraphs
in the Express graph representation into a single express subgraph. The merging checks the union of the two
subgraphs for each trans-arc that has both initial and terminal vertices co-located in the union. If and when such

1
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4
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6

7
8

9
10
11
12
13

MergeGraph-Express(ExG1, ExG2, step)
f Merge together express subgraphs ExG1 and ExG2 g ;

f The vertex set of the result is the union of the input graphs’ vertices g ;
V [ExG0]
V [ExG1] [ V [ExG2] ;
transfer each express arc from ExG1 and ExG2 to the corresponding vertices in ExG0 ;
foreach initial trans-arc in ExG1 and ExG2 do
f The terminal vertex vt , originally assigned to processor pα , after step merging steps, (0  step 
log p 1), is now located on processor pbα=2step+1 c g ;
if the terminal vertex vt 2
= V [ExG0] then
transfer this trans-arc to the corresponding exit vertex in ExG0 ;
else
f assume w.l.o.g. the trans-arc (vi ; vt ) exits ExG1 and enters ExG2 g ;
if (vt ; vi ) is an express arc in ExG0 then
HALT: A cycle has been detected ;
f Note that vt may have no predecessors or successors g ;
foreach predecessor (v p ) of vi do
foreach successor (vs ) of vt do
add a new express arc (v p ; vs ) to ExG0 ;
remove vertices vi and vt and all incident edges from ExG0 ;
return ExG0 ;
Algorithm 3: Express subgraph merge algorithm.
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trans-arcs are found, the terminal vertices that precede the initial vertex of the trans-arc are connected by express
arcs to the successors of the terminal vertex of the trans-arc. Next, the trans-arc, its corresponding vertices, and
their incident express arcs are all removed from the express graph. Figure 1 shows an example of one step of
this merging. During each merge step, cycles from the original graph are detected whenever one of the trans-arcs
found above has a terminal vertex with an express arc to its initial vertex. If a cycle is found, the algorithm
terminates and reports the trans-arc that is, in fact, an arc from the original graph.

3.4 Packed-Intervals Graph Representation
The previous approach using the express graph representation
q  during the merging stage does not scale as the probn
lem size increases. In the first merging step with O
p entrance and exit vertices, it is quite possible to have
 

each entrance vertex reach many of the exit vertices. This results in O np express arcs, which is asymptotically
equivalent to the size of the original graph. We can significantly improve this by noticing that in a partitioned
planar digraph, the resulting local subgraph is both bipartite and convex. That is, the entrance and exit vertex sets
partition the vertices into two sets such that each express arc in the subgraph has a tail in the entrance vertex set
and a head in the exit vertex set. A convex bipartite graph, as defined by Glover [6], holds the property that the
set of exit vertices that are adjacent to each entrance vertex are labeled consecutively. Thus, the convex bipartite
graph can be represented by an interval [vα ; vβ ] for each entrance vertex ve , meaning that vertex ve has an express
arc to each of the consecutively labeled exit vertices [vα ; vα+1 ; vα+2 ; : : : ; vβ ].

pigG1

vt
pigG2

{[A]}

A

{[A]}

A

{[A,B],[D]}

B

{[A,B],[G,H]}

B

{}

C

{}

C

vi

{[E],[G,H]}

{[D,E]}

D

{[E]}

E

{[E]}

E

{[F]}

F

{[F]}

F

{[G,H]}

G

{[I,J]}

H

{[I,J]}

H

{[J]}

I

{[J]}

I

{[J]}

J

{[J]}

J

G

Before merge
After merge (pigG0)
Figure 2: On the left, we show two Packed-Interval subgraphs, pigG1 and pigG2, before the merge phase. Note
that we have selected one trans-arc in particular that connects exit vertex vi from pigG0 to entrance vertex vt
in pigG1, but other trans-arcs may exist. On the right, we show the merged express graph, pigG0. The shaded
(white) vertices are entrance (exit) vertices.
After each merging step, the resulting subgraph again is bipartite, but now each entrance vertex may have a
list of intervals. In fact, each entrance vertex after merging step i, (1  i  log p), could hold up to 2i intervals,
hence the name Packed-Intervals. Figure 2 shows an example of a merging step using the Packed-Interval graph
representation. Unlike the Express graph approach, express arcs are not explicit objects in the data structure.
Instead, each entrance vertex holds a compact list of exit vertex interval pairs.
If there are gaps in the labeling of the original intervals, then the exit vertices can be simply relabeled to use
the compact convex graph representation. In a planar digraph, this relabeling will always be possible. The proof
by contradiction is as follows. Suppose there is no way to relabel the exit vertices to satisfy the convex graph
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visit(v)
vα
0/ ; vβ
0/ ;
color[v]
red ;
foreach local-arc incident from v to w do
switch color[w] do
case white
(wα ; wβ )
visit(w) ;
vα
min(vα ; wα ) ; vβ
max(vβ ; wβ ) ;
case black
vα
min(vα ; wα ) ; vβ

max(vβ ; wβ ) ;

case red
HALT: A cycle has been detected ;
foreach trans-arc incident from v to w do
Qv
Qv [ (v; w) ;
if v < vα or vα  0/ then
vα
v;
if v > vβ or vβ  0/ then
vβ
v;
color[v]
black ;
return (vα ; vβ )

Algorithm 4: Discovery phase algorithm for Packed-Interval graphs run independently on each processor pz .
/
For simplicity, assume that the min(x; y) and max(x; y) functions become an assignment to y when x  0.
representation. Then, we have entrance vertex v0 that reaches exit vertices vα through vβ , except for at least one
exit vertex vx with label between vα and vβ . vx must be reachable by at least one other entrance vertex, say v1 , or
else vx could have been trivially relabeled outside of this range. By planarity, v0 has a path to vα and a path to vβ ,
but no path to vx . v1 has a path to vx that does not cross either of the two paths from v0 . This is a contradiction,
though, since the path from v1 to vx must cross one of the two paths from v0 . Thus, the subgraph is representable
using convex notation. In fact, we will assume that the graph partitioning performed a priori to the cycle detection
provides this labeling, as it is commonly used in the partitioning heuristics.

4 Parallel Cycle Detection Complexity Analysis
In Section 4.1 we first describe the class of input graphs that will be used to analyze both the theoretical and empirical performance of our cycle detection algorithms. Section 4.2 and 4.3 present the theoretical analyses of the
parallel algorithms for the Express and Packed-Interval graph representations, respectively. Finally, Section 4.4
reports on the experimental results for both approaches.

4.1 Experimental Input Graph
The analysis and running times for the parallel cycle detection algorithms are strongly dependent on the input. To
illicit a worst-case analysis and performance for a typical and difficult class of input graphs, we use the following
family of graphs. Let p be the number of processors and n = 22d be the number of vertices in the directed,
p planar
p
graph, for d  log2 p. The vertices are arranged in a regular, two-dimensional square mesh with n vertices
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1

MergeGraph-PIG(PIG G1, PIG G2, step)
f Merge together Packed-Interval subgraphs PIG G1 and PIG G2 g ;

14

f The vertex set of the result is the union of the input graphs’ vertices g ;
V [PIG G0]
V [PIG G1] [ V [PIG G2] ;
transfer the Packed-Intervals from PIG G1 and PIG G2 to the corresponding vertices in PIG G0 ;
foreach initial trans-arc in PIG G1 and PIG G2 do
f The terminal vertex vt , originally assigned to processor pα , after step merging steps, (0  step 
log p 1), is now located on processor pbα=2step+1 c g ;
if the terminal vertex vt 2
= V [PIG G0] then
transfer this trans-arc to the corresponding exit vertex in PIG G0 ;
else
f assume w.l.o.g. the trans-arc (vi ; vt ) exits PIG G1 and enters PIG G2 g ;
if i is contained in any of vt ’s intervals then
HALT: A cycle has been detected ;
f Note that vt may have no predecessors or Packed-Intervals g ;
foreach predecessor (v p ) of vi do
combine the intervals from vi into those of v p ;
remove vertices vi and vt . ;
if a Packed-Interval in PIG G0 is lower- (upper-) bounded by α (β) then
the interval endpoint should be incremented (decremented) ;
remove any interval where endpoint α > β ;

15

return PIG G0 ;
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3
4
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Algorithm 5: Packed-Interval subgraph merge algorithm.
q

on each side. The blocks of

n
p



q

n
p

vertices are partitioned one to a processor, using row-major assignment

of the blocks to processors. Each vertex has arcs to the vertices to its east and south, if the vertices exists. An
additional
p arc is added from the southeast-most vertex to the northwest-most vertices, creating cycles of length
at least 2n. The vertices in block j on processor j, (0  j  p 1), are labeled from j np to ( j + 1) np 1, by
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Figure 3: Example of a Lattice Input Graph with n = 64 and p = 4.
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first consecutively labeling the border vertices, then the internal vertices. Figure 3 shows an example of this input
graph for n = 64 vertices and p = 4 processors. Both the partitioning and the labeling are determined a priori by
the graph partitioning tool such as MeTiS.

4.2 Express Graph Representation Analysis
The running time of the Express algorithm is strongly dependent on the input graph, and we consider the family
of typical graphs described in the previous section. In this case, each processor holds a sub-lattice of np vertices
q 

with O

n
p

boundary vertices.

Each processorindependently
runs the discovery phase with time
as follow. The initial coloring

 2complexity

n
n
of vertices takes O p time. The visiting of each vertex takes O p2 to construct the reachability sets. This
worst case time is tight when we consider an input of a chain of vertices, each with a constant number
of initial
 
trans-arcs ki  6. In this case, the reachability sets will have total size of ∑ip=1 ∑rp=i kr  6 ∑ip=1 i = O
n

n

n

n2
p2

. Sorting
 

the initial trans-arcs (at most a constant number k per vertex) by terminal vertex processor number takes O np
using radix sort. Finally, exchanging trans-arc information takes τ + np σ communication cost. Thus, the total time
 

for the discovery phase is τ + O

n
p

n
p



σ+O

n2
p2



.


2



The express graph construction in the second phase takes O np2 time, since there are at most
exit vertices, and no more express arcs than the product of these two.

n
p

entrance and

To bound the cost of the third phase, we assume that in the worst case, during each merging step, subgraphs
that have no trans-arcs in common may be sent between processors. Thus, during each successive merge step, the
size of each subgraph would double. There are a total of log p merging steps, with step i, (1  i  log p), taking
time, where Sexp (i) is the
τ + Sexp (i)σ communication and O(Sexp
 (i)) computation

 size
 of the largest subgraph
i

q

during step i. During step i, there are O 2 2



n
p



entrance and exit vertices, and O 2i np express arcs. Therefore,




the total merging complexity is τ log p + O pnp σ + O pnp .


O





Thus, the total complexity for cycle detection using the express graph representation is τ log p + O pnp σ +
n2
p2



for n  p 2 .
3

4.3 Packed-Interval Graph Complexity Analysis
The modified visit procedure for Packed-Interval graphs is described in Algorithm (4). Algorithm (5) presents
the new method for merging two Packed-Interval subgraphs.
 

 

 

The Packed-Intervals algorithm costs O np + τ + O np σ in the discovery phase, and O np to construct the
Packed-Intervals graph in the second phase. The merging during step i, (1  i  log p), assuming the worst case
as in the analysis of the express graph approach, has communication cost τ + S pig (i)σ and, because the merging
S pig (i)) computation,
where
cost of two Packed-Interval subgraphs is linear in the size of the two subgraphs, O(

i

S pig (i) is the size of the largest subgraph during step i. During step i, there are O 2 2

q

n
p

entrance and exit

vertices, and in a significant
 reduction
q  from the express graph approach, the arc information
p can be encoded
p in
i
Packed-Intervals using O 2 2 np 2i space. Thus, the total merging cost is τ log p + O( p n)σ + O( p n).
Therefore,
for cycle detection using our novel Packed-Intervals graph representation is
 the total
 complexity

n
n
τ log p + O p σ + O p for n  p4 . As we will demonstrate experimentally in the next section, because this is
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a worst-case derived bound, any n  p achieves good speedup in practice.

4.4 Experimental Results
In this section, we compare and evaluate the empirical performance of our Express and Packed-Interval graph
representation algorithms for cycle detection with the theoretical analyses. Our implementations use the standard message passing interface (MPI), and ran on the National Computational Science Alliance / University of
New Mexico “Roadrunner” Linux SuperCluster [3]. Roadrunner contains 64 SMP nodes (128 processors) interconnected by Myrinet, a high-performance gigabit switched network. Each node in the cluster contains dual
450 MHz Intel Pentium II processors with 512MB RAM and 6.4GB hard disk. Our MPI implementation uses
the Portland Group C compiler, MPICH-GM version 1.1.2.4 (the Myricom extension of MPICH for Myrinet),
Myrinet GM drivers 1.0.4, Redhat Linux 5.2, and the Linux SMP kernel 2.2.10. In our experiments, we are using
a single processor per node.
Execution Times for Cycle Detection Algorithms
on 4 Linux Supercluster Nodes
100

TIme (s)

10

1

0.1

Parallel Express Graph Representation
Parallel Packed-Intervals Graph Representation
Sequential Algorithm (on P=1 node)

0.01

0.001
12

14

16

18

20

22

24

Problem Size (log 2 n)

Figure 4: Comparison of the Sequential and Parallel Cycle Detection Algorithms.
In Figure 4 we compare the total running time for our parallel cycle detection algorithms on four processors
with that of the best-known sequential algorithm. We use a log-log plot to capture the large range (several
magnitudes) of input sizes and running times. Notice that in all cases, the best-known sequential approach is faster
than the parallel Express algorithm. In addition, the largest problem that can be run for Express (n = 218 vertices)
is 16 times smaller than the largest sequential problem that can be run on a single node (n = 222 vertices). On
the other hand, the Packed-Intervals algorithm on four processors can process an input four times larger (n = 224
vertices) than the sequential approach, and Packed-Intervals exhibits an almost linear speedup in comparison with
the sequential approach.
Next, we present performance graphs that are normalized to the running time per vertex. This normalization
allows a comparison that spans a large range of graph sizes (from 1024 to more than 256 million vertices). For
each algorithm, machine size, and problem size, the running time is split into the corresponding four steps: 1)
computation required to find cycles on each local subgraph, 2) sorting and communication of the trans-arcs during
the discovery phase, 3) construction of express graph in either the Express or Packed-Interval graph representation, and 4) the merging of the subgraphs.
Figure 5 shows the performance of our cycle detection of the lattice input, for (A) 4 processors, (B) 16
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Performance Analysis of Cycle Detection using
Express Graph Representation
on 4 Linux Supercluster Nodes

Performance Analysis of Cycle Detection using
Express Graph Representation
on 16 Linux Supercluster Nodes
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Performance Analysis of Cycle Detection using
Express Graph Representation
on 64 Linux Supercluster Nodes
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Figure 5: Performance of cycle detection using the Express graph representation
processors, and (C) 64 processors, and increasing problem sizes from 1024 vertices, to the largest problem that
fits in memory,
four times larger than the last. Since we found
 with each
 2input

 a theoretical

 total
 complexity of
τ
log
p
n
n
1
n
τ log p + O p p σ + O p2 , the normalized (1=n) running time is n + O p p σ + O p2 . Thus, for fixed
machine size p, and as our experimental results confirm, the normalized running time per vertex increases at a
rate linear in the problem size n.
Figure 6 shows the corresponding performance for the Packed-Intervals graph representation, for (A) 1 processor, (B) 4 processors, (C) 16 processors, and (D) 64 processors, and increasing problem sizes from 2048
vertices, to the largest problem that fits in memory, with each input four times larger than the last. Plot 6(A) corresponds to the best sequential implementation for cycle
 detection

and
 does not run any parallel steps. Since
we found a theoretical total complexity of τ log p + O np σ + O np , the normalized (1=n) running time is
τ log p
n +O

 

 

σ + O 1p . Thus, for fixed p, and validated by the empirical performance, the normalized running time becomes constant as n increases. For small machine sizes, the discovery phase dominates the running
time per vertex, but for large machine sizes, merging dominates. In addition, notice that in all cases, the running
time per vertex is on the order of at most a few microseconds for Packed-Intervals, versus milliseconds for the
1
p
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Performance Analysis of Cycle Detection using
Packed-Intervals Graph Representation
on 1 Linux Supercluster Node

Performance Analysis of Cycle Detection using
Packed-Intervals Graph Representation
on 4 Linux Supercluster Nodes
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Packed-Intervals Graph Representation
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Figure 6: Performance of cycle detection using the Packed-Intervals graph representation
Express approach.

5 Discussion
We have discovered a new algorithm for efficiently detecting cycles in planar digraphs, using a compact data
structure called the Packed-Intervals graph representation. We have demonstrated both through theoretical and
practical analyses an algorithm that scales optimally with both machine and problem size, and in fact, is faster
than the sequential algorithm for a problem of at least a thousand vertices. In addition, our new approach can
solve large instances of graphs that previously could not be solved on current high-performance machines.
This technique can be applied to three-dimensional simulations that commonly detect cycles in planar cuts
at various displacements and orientations. We also feel that the planar approach here may generalize to threedimensional geometric graphs and will investigate further. We are also investigating other graph theoretic algorithms that may be significantly improved using the Packed-Intervals data structure.
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